

ABSTRACT

A novel isolation structure in semiconductor integrated circuits (IC) and the fabrication method of the same. The isolation structure comprises (a) semiconductor substrate, and (b) an electric isolation region embedded in and at top of the semiconductor substrate, wherein the electric isolation region comprises (i) a bubble-implanted semiconductor region and (ii) an electrically insulating cap region on top of the bubble-implanted semiconductor region.